In computer-aided design, behavioral modeling is a high-level circuit modeling technique where behavior of logic is modeled.
The Verilog-AMS and VHDL-AMS languages are widely used to model logic behavior.
Other modeling approaches
- RTL Modeling : logic is modeled at register level.
- Structural Modeling : logic is modeled at both register level and gate level.
References
Analog Behavioral Modeling with the Verilog-A Language by Dan FitzPatrick, Ira Miller.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.