System/370
DesignerIBM
Bits32-bit
Introduced1970
DesignCISC
TypeRegister–Register
Register–Memory
Memory–Memory
EncodingVariable (2, 4 or 6 bytes long)
BranchingCondition code, indexing, counting
EndiannessBig
PredecessorSystem/360
SuccessorS/370-XA, ESA/370, ESA/390, z/Architecture
Registers
General-purpose16× 32-bit
Floating point4× 64-bit[lower-alpha 1]

The IBM System/370 (S/370) is a model range of IBM mainframe computers announced on June 30, 1970, as the successors to the System/360 family. The series mostly[lower-alpha 2] maintains backward compatibility with the S/360, allowing an easy migration path for customers; this, plus improved performance, were the dominant themes of the product announcement. In September 1990, the System/370 line was replaced with the System/390.

Evolution

The original System/370 line was announced on June 30, 1970, with first customer shipment of the Models 155 and 165 planned for February 1971 and April 1971 respectively.[1] The 155 first shipped in January 1971.[2]: 643  System/370 underwent several architectural improvements during its roughly 20-year lifetime.[3][4][5][6][7][8][9]

The following features mentioned in Principles of Operation[3] are either optional on S/360 but standard on S/370, introduced with S/370 or added to S/370 after announcement.

  • Branch and Save
  • Channel Indirect Data Addressing
  • Channel-Set Switching
  • Clear I/O
  • Command Retry
  • Commercial Instruction Set[lower-alpha 3]
  • Conditional Swapping
  • CPU Timer and Clock Comparator
  • Dual-Address Space (DAS)
  • Extended-Precision Floating Point[lower-alpha 4]
  • Extended Real Addressing
  • External Signals
  • Fast Release
  • Floating Point[lower-alpha 3]
  • Halt Device
  • I/O Extended Logout
  • Limited Channel Logout
  • Move Inverse[lower-alpha 5]
  • Multiprocessing[lower-alpha 6]
  • PSW-Key Handling
  • Recovery Extensions
  • Segment Protection
  • Service Signal
  • Start-I/O-Fast Queuing[10] (SIOF)
  • Storage-Key-Instruction Extensions
  • Storage-Key 4K-Byte Block
  • Suspend and Resume
  • Test Block
  • Translation[lower-alpha 7]
  • Vector[lower-alpha 8]
  • 31-Bit IDAWs

Initial models

The first System/370 machines, the Model 155 and the Model 165, incorporated only a small number of changes to the System/360 architecture. These changes included:[11]

  • 13 new instructions, among which were
  • MOVE LONG (MVCL);[12]
  • COMPARE LOGICAL LONG (CLCL);[13]
thereby permitting operations on up to 2^24-1 bytes (16 MB), vs. the 256-byte limits on the 360's MVC and CLC;
  • SHIFT AND ROUND DECIMAL (SRP),[14] which multiplied or divided a packed decimal value by a power of 10, rounding the result when dividing;

These models had core memory and did not include support for virtual storage.

Logic technology

All models of the System/370 used IBM's form of monolithic integrated circuits called MST (Monolithic System Technology) making them third generation computers. MST provided System/370 with four to eight times the circuit density and over ten times the reliability when compared to the previous second generation SLT technology of the System/360.[2]: 440 

Monolithic memory

On September 23, 1970, IBM announced the Model 145, a third model of the System/370, which was the first model to feature semiconductor main memory made from monolithic integrated circuits and was scheduled for delivery in the late summer of 1971. All subsequent S/370 models used such memory.

Virtual storage

In 1972, a very significant change was made when support for virtual storage was introduced with IBM's "System/370 Advanced Function" announcement. IBM had initially (and controversially) chosen to exclude virtual storage from the S/370 line.[2]: 479–484 [20] The August 2, 1972 announcement included:

  • address relocation hardware on all S/370s except the original models 155 and 165
  • the new S/370 models 158 and 168, with address relocation hardware
  • four new operating systems: DOS/VS (DOS with virtual storage), OS/VS1 (OS/360 MFT with virtual storage), OS/VS2 (OS/360 MVT with virtual storage) Release 1, termed SVS (Single Virtual Storage), and Release 2, termed MVS (Multiple Virtual Storage) and planned to be available 20 months later (at the end of March 1974), and VM/370 – the re-implemented CP/CMS
System/370-145 3D Rendering
3D Rendering of computer center with IBM System/370-145 and IBM 2401 tape drives
System/370-145 3D Rendering
System/370-145 system console.

Virtual storage had in fact been delivered on S/370 hardware before this announcement:

  • In June 1971, on the S/370-145 (one of which had to be "smuggled" into Cambridge Scientific Center to prevent anybody noticing the arrival of an S/370 at that hotbed of virtual memory development – since this would have signaled that the S/370 was about to receive address relocation technology).[21] The S/370-145 had an associative memory[22][23]: CPU 117-CPU 129  used by the microcode for the DOS compatibility feature from its first shipments in June 1971;[22] the same hardware was used by the microcode for DAT.[23]: CPU 139  Although IBM famously chose to exclude virtual storage from the S/370 announcement, that decision was being reconsidered during the completion of the 145 engineering, partly because of virtual memory experience at CSC and elsewhere. The 145 microcode architecture simplified the addition of virtual storage, allowing this capability to be present in early 145s without the extensive hardware modifications needed in other models. However, IBM did not document the 145's virtual storage capability, nor annotate the relevant bits in the control registers and PSW that were displayed on the operator control panel when selected using the roller switches. The Reference and Change bits of the Storage-protection Keys, however, were labeled on the rollers, a dead giveaway to anyone who had worked with the earlier 360/67. Existing S/370-145 customers were happy to learn that they did not have to purchase a hardware upgrade in order to run DOS/VS or OS/VS1 (or OS/VS2 Release 1 – which was possible, but not common because of the limited amount of main storage available on the S/370-145).

Shortly after the August 2, 1972 announcement, DAT box (address relocation hardware) upgrades for the S/370-155 and S/370-165 were quietly announced, but were available only for purchase by customers who already owned a Model 155 or 165.[24] After installation, these models were known as the S/370-155-II and S/370-165-II. IBM wanted customers to upgrade their 155 and 165 systems to the widely sold S/370-158 and -168.[25] These upgrades were surprisingly expensive ($200,000 and $400,000, respectively) and had long ship date lead times after being ordered by a customer; consequently, they were never popular with customers, the majority of whom leased their systems via a third-party leasing company.[24] This led to the original S/370-155 and S/370-165 models being described as "boat anchors". The upgrade, required to run OS/VS1 or OS/VS2, was not cost effective for most customers by the time IBM could actually deliver and install it, so many customers were stuck with these machines running MVT until their lease ended. It was not unusual for this to be another four, five or even six years for the more unfortunate ones, and turned out to be a significant factor[26] in the slow adoption of OS/VS2 MVS, not only by customers in general, but for many internal IBM sites as well.

Subsequent enhancements

Later architectural changes primarily involved expansions in memory (central storage) – both physical memory and virtual address space – to enable larger workloads and meet client demands for more storage. This was the inevitable trend as Moore's Law eroded the unit cost of memory. As with all IBM mainframe development, preserving backward compatibility was paramount.

  • Operating system specific assist, Extended Control Program Support (ECPS). extended facility and extension features for OS/VS1, MVS[lower-alpha 9] and VM.[lower-alpha 10] Exploiting levels of these operating systems, e.g., MVS/System Extensions (MVS/SE), reduce path length for some frequent functions.
  • The Dual Address Space[27] (DAS) facility allows a privileged program to move data between two address spaces without the overhead of allocating a buffer in common storage, moving the data to the buffer, scheduling an SRB in the target address space, moving the data to their final destination and freeing the buffer. IBM introduced DAS in 1981 for the 3033, but later made it available for some 43xx,[28] 3031 and 3032 processors. MVS/System Product (MVS/SP) Version 1 exploited DAS if it was available.
  • In October 1981, the 3033 and 3081 processors added "extended real addressing", which allowed 26-bit addressing for physical storage (but still imposed a 24-bit limit for any individual address space). This capability appeared later on other systems, such as the 4381 and 3090.[29]
  • The System/370 Extended Architecture (S/370-XA), first available in early 1983 on the 3081 and 3083 processors, provided a number of major enhancements, including expansion of virtual address spaces from 24-bits to 31-bits, expansion of real addresses from 24 or 26 bits to 31 bits, and a complete redesign of the I/O architecture.
  • In February 1988, IBM announced the Enterprise Systems Architecture/370 (ESA/370) for enhanced (E) 3090 and 4381 models. It added sixteen 32-bit access registers, more addressing modes, and various facilities for working with multiple address spaces simultaneously.
  • On September 5, 1990, IBM announced the Enterprise Systems Architecture/390[30] (ESA/390), upward compatible with ESA/370.

Dual address space

In 1981, IBM added the dual-address-space facility to System/370.[27] This allows a program to have two address spaces; Control Register 1 contains the segment table origin (STO) for the primary address space and CR7 contains the STO for the secondary address space. The processor can run in primary-space mode or secondary-space mode. When in primary-space mode, instructions and data are fetched from the primary address space. When in secondary address mode, operands whose addresses defined to be logical are fetched from the secondary address space; it is unpredictable whether instructions will be fetched from the primary or secondary address space, so code must be mapped into both address spaces in the same address ranges in both address spaces. The program can switch between primary-space and secondary-space mode with the SET ADDRESS SPACE CONTROL instruction; there are also MOVE TO PRIMARY and MOVE TO SECONDARY instructions that copy a range of bytes from an address range in one address space to an address range in the other address space.[31]

Address spaces are identified by an address-space number (ASN). The ASN contains indices into a two-level table, structured similarly to a two-level page table, with entries containing a presence bit, various fields indicating permissions granted for access to the address space, the starting address and length of the segment table for the address space, and other information. The SET SECONDARY ASN instruction makes the address space identified by a given ASN value the current secondary address space.[31]

Extended real addressing

The initial System/370 architecture has a 24-bit limit on physical addresses, limiting physical memory to 16 MB. Page table entries have 12 bits of page frame address with 4 KB pages and 13 bits of page frame address with 2 KB pages, so combining a 12-bit page frame address with a 12-bit offset within the page or a 13-bit page frame address with an 11-bit offset within the page produces a 24-bit physical address.[32]

The extended real addressing feature in System/370 raises this limit to 26 bits, increasing the physical memory limit to 64 MB. Two reserved bits in the page table entry for 4 KB pages were used to extend the page frame address. The extended real addressing is only available with address translation enabled and with 4 KB pages.[32]

Series and models

Models sorted by date introduced (table)

The following table summarizes the major S/370 series and models. The second column lists the principal architecture associated with each series. Many models implemented more than one architecture; thus, 308x processors initially shipped as S/370 architecture, but later offered XA; and many processors, such as the 4381, had microcode that allowed customer selection between S/370 or XA (later, ESA) operation.

Note also the confusing term "System/370-compatible", which appeared in IBM source documents to describe certain products. Outside IBM, this term would more often describe systems from Amdahl Corporation, Hitachi, and others, that could run the same S/370 software. This choice of terminology by IBM may have been a deliberate attempt to ignore the existence of those plug compatible manufacturers (PCMs), because they competed aggressively against IBM hardware dominance.

First year
of series		ArchitectureMarket
level		SeriesModels
1970System/370 (no DAT)high-endSystem/370-xxx-155, -165, -195
1970System/370 (DAT)mid-range-145[33] and -135
1972System/370high-end-158 and -168
entry-115 and -125
mid-range-138 and -148
1977System/370-compatible[34]high-end303x3031, 3032, 3033
1979entry/mid43xx4331, 4341, 4361
1980high-end308x3081, 3083, 3084
1981System/370-XA
1983mid-range43814381
1986high-end3090-120 to -600
1986System/370-compatible[35]entry937x9370, ...
1988ESA/370high-endES/3090ES/3090
1988mid-rangeES/4381-90, -91, -92

Models grouped by Model number (detailed)

IBM used the name System/370 to announce the following eleven (3 digit) offerings:

System/370 Model 115

The IBM System/370 Model 115 was announced March 13, 1973[36] as "an ideal System/370 entry system for users of IBM's System/3, 1130 computing system and System/360 Models 20, 22 and 25."

It was delivered with "a minimum of two (of IBM's newly announced) directly-attached IBM 3340 disk drives."[36] Up to four 3340s could be attached.

The CPU could be configured with 65,536 (64K) or 98,304 (96K) bytes of main memory. An optional 360/20 emulator was available.

The 115 was withdrawn on March 9, 1981.

System/370 Model 125

The IBM System/370 Model 125 was announced Oct 4, 1972.[37]

Two, three or four directly attached IBM 3333 disk storage units provided "up to 400 million bytes online."

Main memory was either 98,304 (96K) or 131,072 (128K) bytes.

The 125 was withdrawn on March 9, 1981.

System/370 Model 135

The IBM System/370 Model 135 was announced Mar 8, 1971.[38] Options for the 370/135 included a choice of four main memory sizes; IBM 1400 series (1401, 1440 and 1460) emulation was also offered.

A "reading device located in the Model 135 console" allowed updates and adding features to the Model 135's microcode.

The 135 was withdrawn on October 16, 1979.

System/370 Model 138

The IBM System/370 Model 138 which was announced Jun 30, 1976 was offered with either 524,288 (512K) or 1,048,576 (1 MB) of memory. The latter was "double the maximum capacity of the Model 135," which "can be upgraded to the new computer's internal performance levels at customer locations."[39]

The 138 was withdrawn on November 1, 1983.

System/370 Model 145

The IBM System/370 Model 145 was announced Sep 23, 1970, three months after the 155 and 165 models.[33] It first shipped in June 1971.[2]: 643 

The first System/370 to use monolithic main memory, the Model 145 was offered in six memory sizes. A portion of the main memory, the "Reloadable Control Storage" (RCS) was loaded from a prewritten disk cartridge containing microcode to implement, for example, all needed instructions, I/O channels, and optional instructions to enable the system to emulate earlier IBM machines.[33]

The 145 was withdrawn on October 16, 1979.

System/370 Model 148

The IBM System/370 Model 148 had the same announcement and withdrawal dates as the Model 138.[40]

As with the option to field-upgrade a 135, a 370/145 could be field-upgraded "at customer locations" to 148-level performance. The upgraded 135 and 145 systems were "designated the Models 135-3 and 145-3."

System/370 Model 155

The IBM System/370 Model 155 and the Model 165 were announced Jun 30, 1970, the first of the 370s introduced.[41] Neither had a DAT box; they were limited to running the same non-virtual-memory operating systems available for the System/360. The 155 first shipped in January 1971.[2]: 643 

The OS/DOS[42] (DOS/360 programs under OS/360), 1401/1440/1460 and 1410/7010[43][44] and 7070/7074 [45] compatibility features were included, and the supporting integrated emulator programs could operate concurrently with standard System/370 workloads.

In August 1972 IBM announced, as a field upgrade only, the IBM System/370 Model 155 II, which added a DAT box.

Both the 155 and the 165 were withdrawn on December 23, 1977.

System/370 Model 158

The IBM System/370 Model 158 and the 370/168 were announced Aug 2, 1972.[46]

It included dynamic address translation (DAT) hardware, a prerequisite for the new virtual memory operating systems (DOS/VS, OS/VS1, OS/VS2).

A tightly coupled multiprocessor (MP) model was available, as was the ability to loosely couple this system to another 360 or 370 via an optional channel-to-channel adapter.

The 158 and 168 were withdrawn on September 15, 1980.

System/370 Model 165

The IBM System/370 Model 165 was described by IBM as "more powerful"[47] compared to the "medium-scale" 370/155. It first shipped in April 1971.[2]: 643 

Compatibility features included emulation for 7070/7074, 7080, and 709/7090/7094/7094 II.

Some have described the 360/85's use of microcoded vs hardwired as a bridge to the 370/165.[48]

In August 1972 IBM announced, as a field upgrade only, the IBM System/370 Model 165 II which added a DAT box.

The 165 was withdrawn on December 23, 1977.

System/370 Model 168

The IBM System/370 Model 168 included "up to eight megabytes"[49] of main memory, double the maximum of 4 megabytes on the 370/158.[46]

It included dynamic address translation (DAT) hardware, a pre-requisite for the new virtual memory operating systems.

Although the 168 served as IBM's "flagship" system,[50] a 1975 newbrief said that IBM boosted the power of the 370/168 again "in the wake of the Amdahl challenge... only 10 months after it introduced the improved 168-3 processor."[51]

The 370/168 was not withdrawn until September 1980.

System/370 Model 195

Model 195 control panel

The IBM System/370 Model 195 was announced Jun 30, 1970 and, at that time, it was "IBM's most powerful computing system."[52]

Its introduction came about 14 months after the announcement of its direct predecessor, the 360/195. Both 195 machines were withdrawn Feb. 9, 1977.[53][52]

System/370-compatible

Beginning in 1977, IBM began to introduce new systems, using the description "A compatible member of the System/370 family."[54][55]

IBM 303X

The first of the initial high end machines, IBM's 3033, was announced March 25, 1977[56] and was delivered the following March, at which time a multiprocessor version of the 3033 was announced.[57] IBM described it[58] as "The Big One."

IBM noted about the 3033, looking back, that "When it was rolled out on March 25, 1977, the 3033 eclipsed the internal operating speed of the company's previous flagship the System/370 Model 168-3 ..."[50]

The IBM 3031 and IBM 3032 were announced Oct. 7, 1977 and withdrawn Feb. 8, 1985.[54][59]

IBM 308X

Three systems comprised the next series of high end machines, IBM's 308X systems:

  • The 3081[60] (announced Nov 12, 1980) had 2 CPUs
  • The 3083[61] (announced Mar 31, 1982) had 1 CPU
  • The 3084[62] (announced Sep 3, 1982) had 4 CPUs

Despite the numbering, the least powerful was the 3083, which could be field-upgraded to a 3081;[61] the 3084 was the top of the line.[62]

These models introduced IBM's Extended Architecture's 31-bit address capability[63] and a set of backward compatible MVS/Extended Architecture (MVS/XA) software replacing previous products and part of OS/VS2 R3.8:

Number Name
565-279 Basic Telecommunications Access Method/System Product (BTAM/SP)
5668-978 Graphics Access Method/System Product (GAM/SP)
5740-XC6 MVS/System Product - JES2 Version 2
5685-291 MVS/System Product - JES3 Version 2
5665-293 TSO Extensions (TSO/E) for MVS/XA[64]
5665-284 MVS/Extended Architecture Data Facility Product (DFP) Version 1[65]

All three 308x systems were withdrawn on August 4, 1987.

IBM 3090

The next series of high-end machines, the IBM 3090, began with models[lower-alpha 11] 200 and 400.[66] They were announced Feb. 12, 1985, and were configured with two or four CPUs respectively. IBM subsequently announced models 120, 150, 180, 300, 500 and 600 with lower, intermediate and higher capacities; the first digit of the model number gives the number of central processors.

Starting with the E[67] models, and continuing with the J and S models, IBM offered Enterprise Systems Architecture/370[68] (ESA/370), Processor Resource/System Manager (PR/SM) and a set of backward compatible MVS/Enterprise System Architecture (MVS/ESA) software replacing previous products:

Number Name
5685-279 BTAM/SP
5668-978 GAM/SP 2.0
5685-001 MVS/System Product-JES2 Version 3[69]
5685-002 MVS/System Product-JES3 Version 3[69]
5665-293 TSO Extensions (TSO/E) for MVS/XA
5685-285 TSO/E Version 1 Release 4
5685-025 TSO/E Version 2
5665-284 MVS/XA Data Facility Product (DFP) Version 1[70]
5665-XA2 MVS/XA Data Facility Product (DFP) Version 2.3
5665-XA3 MVS/DFP Version 3.1

IBM's offering of an optional vector facility (VF) extension for the 3090 came at a time when Vector processing/Array processing suggested names like Cray and Control Data Corporation (CDC).[71][72]

The 200 and 400 were withdrawn on May 5, 1989.

IBM 4300

The first pair of IBM 4300 processors were Mid/Low end systems announced Jan 30, 1979[73][74] as "compact (and).. compatible with System/370."

The 4331 was subsequently withdrawn on November 18, 1981, and the 4341 on February 11, 1986.

Other models were the 4321,[75] 4361[76] and 4381.[77]

The 4361 has "Programmable Power-Off -- enables the user to turn off the processor under program control";[76] "Unit power off" is (also) part of the 4381 feature list.[77]

IBM offered many Model Groups and models of the 4300 family,[lower-alpha 12] ranging from the entry level 4331 to the 4381, described as "one of the most powerful and versatile intermediate system processors ever produced by IBM."[lower-alpha 13]

The 4381 Model Group 3 was dual-CPU.

IBM 9370

This low-end system, announced October 7, 1986,[78] was "designed to satisfy the computing requirements of IBM customers who value System/370 affinity" and "small enough and quiet enough to operate in an office environment."

IBM also noted its sensitivity to "entry software prices, substantial reductions in support and training requirements, and modest power consumption and maintenance costs."

Furthermore, it stated its awareness of the needs of small-to-medium size businesses to be able to respond, as "computing requirements grow," adding that "the IBM 9370 system can be easily expanded by adding additional features and racks to accommodate..."

This came at a time when Digital Equipment Corporation (DEC) and its VAX systems were strong competitors in both hardware and software;[79] the media of the day carried IBM's alleged "VAX Killer" phrase, albeit often skeptically.[80]

Clones

In the 360 era, a number of manufacturers had already standardized upon the IBM/360 instruction set and, to a degree, 360 architecture. Notable computer makers included Univac with the UNIVAC 9000 series, RCA with the RCA Spectra 70 series, English Electric with the English Electric System 4, and the Soviet ES EVM. These computers were not perfectly compatible, nor (except for the Russian efforts)[81][82] were they intended to be.

That changed in the 1970s with the introduction of the IBM/370 and Gene Amdahl's launch of his own company. About the same time, Japanese giants began eyeing the lucrative mainframe market both at home and abroad. One Japanese consortium focused upon IBM and two others from the BUNCH (Burroughs/Univac/NCR/Control Data/Honeywell) group of IBM's competitors.[83] The latter efforts were abandoned and eventually all Japanese efforts focused on the IBM mainframe lines.

Some of the era's clones included:

Architecture details

IBM documentation numbers the bits from high order to low order; the most significant (leftmost) bit is designated as bit number 0.

IBM S/370 registers
General Registers 0-15

Two's complement value
0 31
Control Registers 0-15

See Principles of Operation[85]
0 31
Floating Point Registers 0–6[lower-alpha 14]

S Biased exponent Mantissa
0 1 7 8 31

Mantissa (continued)
32 63
S/370 Basic Control mode PSW[86]

Chan.
Mask		 I
O		 E
X		 Key 0 M W P Interruption Code
0 1 2 4 5 6 7 8 11 12 13 14 15 16 31

ILC CC Program
Mask		 Instruction Address
32 33 34 35 36 39 40 63
S/370 BC mode PSW abbreviations
Bits Field Meaning
0-5 Channel Masks for channels 0-5
6 IO I/O Mask for channels > 5
7 EX External Mask
8-11 Key PSW key
12 E=0 Basic Control mode
13 M Machine-check mask
14 W Wait state
15 P Problem state
16-31 IC Interruption Code[87]
32-33 ILC Instruction-Length Code[88]
34-35 CC Condition Code
36-39 PM
Program Mask
Bit Meaning
36 Fixed-point overflow
37 Decimal overflow
38 Exponent underflow
39 Significance
40-63 IA Instruction Address
S/370 Extended Control mode PSW[89]

0 R 0 0 0 T I
O		 E
X		 Key 1 M W P S 0 CC Program
Mask		 0 0 0 0 0 0 0 0
0 1 2 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 23 24 31

0 0 0 0 0 0 0 0 Instruction Address
32 63
S/370 EC mode PSW abbreviations
Bits Field Meaning
1 R PER Mask
5 T DAT mode
6 IO I/O Mask; subject to channel mask in CR2
7 EX External Mask; subject to external subclass mask in CR0
8-11 Key PSW key
12 E=1 Extended Control mode
13 M Machine-check mask
14 W Wait state
15 P Problem state
16 S Address-Space Control
0=primary-space mode
1=Secondary-space mode
18-19 CC Condition Code
20-23 PM
Program Mask
Bit Meaning
20 Fixed-point overflow
21 Decimal overflow
22 Exponent underflow
23 Significance
40-63 IA Instruction Address
Extended Architecture Extended Control mode PSW[90]

0 R 0 0 0 T I
O		 E
X		 Key 1 M W P S 0 CC Program
Mask		 0 0 0 0 0 0 0 0
0 1 2 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 23 24 31

A Instruction Address
32 33 63
S/370-XA EC mode PSW abbreviations
Bits Field Meaning
1 R PER Mask
5 T DAT mode
6 IO I/O Mask; subject to channel mask in CR2
7 EX External Mask; subject to external subclass mask in CR0
8-11 Key PSW key
12 E=1 Extended Control mode
13 M Machine-check mask
14 W Wait state
15 P Problem state
16 S Address-Space Control
0=primary-space mode
1=Secondary-space mode
18-19 CC Condition Code
20-23 PM
Program Mask
Bit Meaning
20 Fixed-point overflow
21 Decimal overflow
22 Exponent underflow
23 Significance
32 A Addressing mode
0=24 bit; 1=31 bit
33-63 IA Instruction Address
Enterprise Systems Architecture Extended Control mode PSW[91][92]

0 R 0 0 0 T I
O		 E
X		 Key 1 M W P AS CC Program
Mask		 0 0 0 0 0 0 0 0
0 1 2 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 23 24 31

A Instruction Address
32 33 63
ESA EC mode PSW abbreviations
Bits Field Meaning
1 R PER Mask
5 T DAT mode
6 IO I/O Mask; subject to channel mask in CR2
7 EX External Mask; subject to external subclass mask in CR0
8-11 Key PSW key
12 E=1 Extended Control mode
13 M Machine-check mask
14 W Wait state
15 P Problem state
16-17 AS Address-Space Control
00=primary-space mode
01=Access-register mode
10=Secondary-space mode
11=Home-space mode
18-19 CC Condition Code
20-23 PM
Program Mask
Bit Meaning
20 Fixed-point overflow
21 Decimal overflow
22 Exponent underflow[lower-alpha 15]
23 Significance[lower-alpha 16]
32 A Addressing mode
0=24 bit; 1=31 bit
33-63 IA Instruction Address

S/370 also refers to a computer system architecture specification,[93] and is a direct and mostly backward compatible evolution of the System/360 architecture[94] from which it retains most aspects. This specification does not make any assumptions on the implementation itself, but rather describes the interfaces and the expected behavior of an implementation. The architecture describes mandatory interfaces that must be available on all implementations and optional interfaces which may or may not be implemented.

Some of the aspects of this architecture are:

  • Big endian byte ordering
  • One or more processors with:
    • 16 32-bit General purpose registers
    • 16 32-bit Control registers
    • 4 64-bit Floating-point registers
    • A 64-bit Program status word (PSW) which describes (among other things)
    • Timing facilities (Time of day clock, interval timer, CPU timer and clock comparator)
    • An interruption mechanism, maskable and unmaskable interruption classes and subclasses
    • An instruction set. Each instruction is wholly described and also defines the conditions under which an exception is recognized in the form of program interruption.
  • A memory (called storage) subsystem with:
    • 8 bits per byte
    • A special processor communication area starting at address 0
    • Key controlled protection
    • 24-bit addressing
  • Manual control operations that provide:
    • A bootstrap process (a process called Initial Program Load or IPL)
    • Operator-initiated interrupts
    • Resetting the system
    • Basic debugging facilities
    • Manual display and modifications of the system's state (memory and processor)
  • An Input/Output mechanism – which does not describe the devices themselves

Some of the optional features are:

IBM took great care to ensure that changes to the architecture would remain compatible for unprivileged (problem state) programs; some new interfaces did not break the initial interface contract for privileged (supervisor mode) programs. Some examples are

ECPS:MVS[95]
A feature to enhance performance for the MVS/370 operating systems
ECPS:VM[96]
A feature to enhance performance for the VM operating systems

Other changes were compatible only for unprivileged programs, although the changes for privileged programs were of limited scope and well defined. Some examples are:

ECPS:VSE[97]
A feature to enhance performance for the DOS/VSE operating system.
S/370-XA[63]
A feature to provide a new I/O interface and to support 31-bit virtual and physical addressing

Great care was taken in order to ensure that further modifications to the architecture would remain compatible, at least as far as non-privileged programs were concerned. This philosophy predates the definition of the S/370 architecture and started with the S/360 architecture. If certain rules are adhered to, a program written for this architecture will run with the intended results on the successors of this architecture.


Such an example is that the S/370 architecture specifies that the 64-bit PSW register bit number 32 has to be set to 0 and that doing otherwise leads to an exception. Subsequently, when the S/370-XA architecture was defined, it was stated that this bit would indicate whether the program was a program expecting a 24-bit address architecture or 31-bit address architecture. Thus, most programs that ran on the 24-bit architecture can still run on 31-bit systems; the 64-bit z/Architecture has an additional mode bit for 64-bit addresses, so that those programs, and programs that ran on the 31-bit architecture, can still run on 64-bit systems.

However, not all of the interfaces can remain compatible. Emphasis was put on having non control programs (called problem state programs) remain compatible.[98] Thus, operating systems have to be ported to the new architecture because the control interfaces can (and were) redefined in an incompatible way. For example, the I/O interface was redesigned in S/370-XA making S/370 program issuing I/O operations unusable as-is.

S/370 replacement

IBM replaced the System/370 line with the System/390 in the 1990s, and similarly extended the architecture from ESA/370 to ESA/390. This was a minor architectural change, and was upwards compatible.

In 2000, the System/390 was replaced with the zSeries (now called IBM Z). The zSeries mainframes introduced the 64-bit z/Architecture, the most significant design improvement since the 31-bit transition. All have retained essential backward compatibility with the original S/360 architecture and instruction set.

GCC and Linux on the S/370

The GNU Compiler Collection (GCC) had a back end for S/370, but it became obsolete over time and was finally replaced with the S/390 backend. Although the S/370 and S/390 instruction sets are essentially the same (and have been consistent since the introduction of the S/360), GCC operability on older systems has been abandoned.[99] GCC currently works on machines that have the full instruction set of System/390 Generation 5 (G5), the hardware platform for the initial release of Linux/390. However, a separately maintained version of GCC 3.2.3 that works for the S/370 is available, known as GCCMVS.[100]

I/O evolutions

I/O evolution from original S/360 to S/370

The block multiplexer channel, previously available only on the 360/85 and 360/195, was a standard part of the architecture. For compatibility it could operate as a selector channel.[101] Block multiplexer channels were available in single byte (1.5 MB/s) and double byte (3.0 MB/s) versions.

I/O evolution since original S/370

As part of the DAT announcement, IBM upgraded channels to have Indirect Data Address Lists (IDALs). a form of I/O MMU.

Data streaming channels had a speed of 3.0 MB/s over a single byte interface, later upgraded to 4.5 MB/s.

Channel set switching allowed one processor in a multiprocessor configuration to take over the I/O workload from the other processor if it failed or was taken offline for maintenance.

System/370-XA introduced a channel subsystem that performed I/O queuing previously done by the operating system.

The System/390 introduced the ESCON channel, an optical fiber, half-duplex, serial channel with a maximum distance of 43 kilometers. Originally operating at 10 Mbyte/s, it was subsequently increased to 17 Mbyte/s.

Subsequently, FICON became the standard IBM mainframe channel; FIbre CONnection (FICON) is the IBM proprietary name for the ANSI FC-SB-3 Single-Byte Command Code Sets-3 Mapping Protocol for Fibre Channel (FC) protocol used to map both IBM's antecedent (either ESCON or parallel Bus and Tag) channel-to-control-unit cabling infrastructure and protocol onto standard FC services and infrastructure at data rates up to 16 Gigabits/sec at distances up to 100 km. Fibre Channel Protocol (FCP) allows attaching SCSI devices using the same infrastructure as FICON.

See also

Notes

  1. ↑ 16 FP registers in S/390
  2. ↑ E.g., programs that depended on getting program interrupts for alignment errors might fail.
  3. 1 2 Optional on S/360
  4. ↑ Previously available on S/360 models 85 and 195
  5. ↑ Available as an RPQ on S/360
  6. ↑ Previously available on S/360 models 65 and 67, and on the 9020
  7. ↑ The Dynamic Address Translation on S/370 is different from that on the 360/67
  8. ↑ Only on the 3090
  9. ↑ One of these[4] is required for MVS/SE and MVS/SP
    • System/370 extended facility
    • ECPS:MVS
    • 3033 extension feature
  10. ↑ VM/370 R2, VM/BSE, VM/SE and VM/SP exploit Virtual-Machine Assist and Shadow-Table-Bypass Assist[5] if they are available.
  11. ↑ IBM used a lower case "m"
  12. ↑ One announcement alone featured mention of "Twelve models of the 4381" for just 3 "Model Groups" and also listed 6 other Model Groups
  13. ↑ The same IBM web page notes the following date announced/withdrawn dates: Model Groups 1 & 2 (Sep 15, 1983 - Feb 11, 1986), Model Group 3 (Oct 25, 1984 - Feb 11, 1986), Model Groups 11, 12, 13 & 14 (announced Feb 11, 1986), Model Groups 21, 22, 23 & 24 (May 19, 1987 - Aug 19, 1992).
  14. ↑ The number and format of floating-point registers depends on the installed features:
    ESA/370
    ESA/390 without the Advanced Floating Point (AFP) facility
    Only the hexadecimal floating point (HFP) registers FP0, FP2, FP4 and FP6 exist
    ESA/390 with the AFP facility
    FP0–FP15 may be HFP or IEEE floating point
  15. ↑ Bit 22 is renamed as HFP exponent underflow in ESA/390
  16. ↑ Bit 23 is renamed as HFP significance in ESA/390

References

S370-1st
IBM System/370 Principles of Operation (PDF) (First ed.). IBM. June 1970. A22-7000-0.
S370
IBM System/370 Principles of Operation (PDF) (Eleventh ed.). IBM. September 1987. A22-7000-10.
S370-MVS
IBM System/370 Assists for MVS (PDF) (Second ed.). IBM. October 1981. GA22-7079-1.
S370-VM
Virtual-Machine Assist and Shadow-Table-Bypass Assist (PDF) (First ed.). IBM. May 1980. GA22-7074-0.
S370-XA-1st
IBM System/370 Extended Architecture Principles of Operation (PDF). IBM. March 1983. SA22-7085-0.
S370-XA
IBM System/370 Extended Architecture Principles of Operation (PDF) (Second ed.). IBM. January 1987. SA22-7085-1.
S370-ESA
IBM Enterprise Systems Architecture/370 Principles of Operation (PDF) (First ed.). IBM. August 1988. SA22-7200-0.
S/390-ESA
IBM Enterprise Systems Architecture/390 Principles of Operation (PDF) (Ninth ed.). IBM. June 2003. SA22-7201-08.
SIE
IBM System/370 Extended Architecture Interpretive Execution (PDF) (First ed.). IBM. January 1984. SA22-7095-0.
  1. ↑ "System/370 Announcement". IBM. June 30, 1970.
  2. 1 2 3 4 5 6 Pugh, E.W.; L.R. Johnson; John H. Palmer (1991). IBM's 360 and early 370 systems. Cambridge: MIT Press. ISBN 0-262-16123-0.
  3. 1 2 S370, pp. D-1–D-5, Appendix D. Facilities .
  4. 1 2 S370-MVS.
  5. 1 2 S370-VM.
  6. ↑ S370-XA, pp. D-1–D-10, Appendix D. Comparison Between System/370 and 370-XA Modes.
  7. ↑ SIE.
  8. ↑ S370-ESA, pp. D-1–D-5, Appendix D. Comparison Between 370-XA and ESA/370.
  9. ↑ S390-ESA, pp. D-1–D-7, Appendix D. Comparison Between ESA/370 and ESA/390.
  10. ↑ S370-1st, p. 26-27, Start I/O Fast Release.
  11. ↑ S370-1st, pp. 2–5, Modifications to System/360.
  12. ↑ S370-1st, pp. 23–25, Move Long.
  13. ↑ S370-1st, pp. 21–22, Compare Logical Long.
  14. ↑ S370-1st, pp. 25–26, Shift and Round Decimal.
  15. ↑ "Announcing: System/370 Model 155" (PDF). IBM.
  16. ↑ "Announcing System/370 Model 165" (PDF). IBM.
  17. ↑ S370-1st, p. 6, Time-Of_Day Clock.
  18. ↑ S370, pp. 13-4–13-5, Types of Channels.
  19. ↑ Richard P. Case; Andris Padegs (January 1978). "Architecture of the IBM System/370" (PDF). Communications of the ACM. 21 (1): 73–96. doi:10.1145/359327.359337. S2CID 207581262. The IBM 2880 Block-Multiplexer Channel included most of the System/370 I/O architecture extensions and was made available on System/360 Models 85 and 195.
  20. ↑ "Information technology industry timeline, 1964–1974".
  21. ↑ Varian, Melinda (1997). VM and the VM community, past present, and future (PDF). SHARE 89 Sessions 9059-9061. p. 29.
  22. 1 2 IBM Maintenance Library 3145 Processing Unit Theory - Maintenance (PDF) (Second ed.). IBM. October 1971. pp. CPU 117–129. SY24-3581-1.
  23. 1 2 IBM Maintenance Library 3145 Processing Unit Theory - Maintenance (PDF) (Fifth ed.). IBM. SY24-3581-4.
  24. 1 2 "IBM's Virtual Memory 370s," Datamation, September 1972, p.58-61
  25. ↑ A. Padegs (September 1981). "System/360 and Beyond". IBM Journal of Research & Development. IBM. 25 (5): 377–390. doi:10.1147/rd.255.0377. – tables include model characteristics (Table 1) and announcement/shipment dates (Table 2). The S/370-155-II and -165-II are listed under the former but not the latter, because the upgraded systems were not formally announced as separate models. The "System/370 Advanced Function" announcement, including the -158 and -168, was the main public event.
  26. ↑ "155, 165 Owners Angry with IBM," Datamation, August 1973, p.76-86
  27. 1 2 Dan Greiner (12 March 2012). Dual Address Space & Linkage-Stack Architecture. SHARE 118 Atlanta. Session 10446. Archived from the original on 2021-01-14.
  28. ↑ "Section 80: Comparison Table of Hardware - 4341 Model Group 12 and 4381 Processors" (PDF). A Guide to the IBM 4381 Processor (PDF) (Third ed.). IBM. April 1986. p. 128. GC20·2021·2.
  29. ↑ S370, pp. 3–3, Storage Addressing with Extended Address Fields.
  30. ↑ "System/390 Announcement". IBM Archives. IBM. 23 January 2003. Retrieved 2017-01-29.
  31. 1 2 IBM System/370 Principles of Operation (PDF) (Eighth ed.). IBM. September 1981. p. 3-11-3-6,5-11-5-29. GA22-7000-7.
  32. 1 2 S370, pp. 3–26, Page-Table Entries.
  33. 1 2 3 "System/370 Model 145". IBM Archives. IBM. 23 January 2003.
  34. ↑ "IBM timeline of S/370 series". IBM. 23 January 2003. with surprising term 'System/370-compatible' for the 3xxx and 4xxx series
  35. ↑ "IBM 9370 announcement letter". IBM. 7 October 1986. to explain why the 9370 is categorized as a System/370 compatible system
  36. 1 2 "System/370 Model 115". IBM Archives. IBM. 23 January 2003.
  37. ↑ "System/370 Model 125". IBM Archives. IBM. 23 January 2003.
  38. ↑ "System/370 Model 135". IBM Archives. IBM. 23 January 2003.
  39. ↑ "System/370 Model 138". IBM Archives. IBM. 23 January 2003.
  40. ↑ "System/370 Model 148". IBM Archives. IBM. 23 January 2003.
  41. ↑ "System/370 Model 155". IBM Archives. IBM. 23 January 2003.
  42. ↑ IBM System/360 Operating System: DOS Emulator Planning Guide. IBM. GC24-5076.
  43. ↑ Emulating the IBM 1401, 1440 and 1460 on the IBM System/370 Models 145 and 155 using OS/360 Program Number 360C-EU-735 (Second ed.), IBM, February 1971, GC27-6945-1
  44. ↑ Emulating the IBM 1410 and 7010 on the IBM System/370 Models 145 and 155 using OS/360 Program Number 360C-EU-736 (Second ed.), IBM, June 1971, GC27-6946-1
  45. ↑ Emulating the IBM 7074 on the IBM System/370 Models 155 and 165 using OS/360 Program Number 360C-EU-739 (Second ed.). IBM. February 1971. GC27-6948-1.
  46. 1 2 "System/370 Model 158". IBM Archives. IBM. 23 January 2003.
  47. ↑ "System/370 Model 165". IBM Archives. IBM. 23 January 2003.
  48. ↑ Jon Elson (December 5, 2014). "IBM 360/85 vs. 370/165". Newsgroup: alt.folklore.computers.
  49. ↑ "System/370 Model 168". IBM Archives. IBM. 23 January 2003.
  50. 1 2 "IBM's 3033 "The Big One": IBM's 3033". IBM Archives. IBM. 23 January 2003.
  51. ↑ "IBM boosts power of 370/168 again". Computer Weekly. No. 486. 1975. p. 1. Archived from the original on December 8, 2015.
  52. 1 2 "System/370 Model 195". IBM Archives. IBM. 23 January 2003.
  53. ↑ "System/360 Model 195". IBM Archives. IBM. 23 January 2003.
  54. 1 2 "3031 Processor Complex". IBM Archives. IBM. 23 January 2003.
  55. ↑ "Mainframes - Basic information sources". IBM Archives. IBM. 23 January 2003.
  56. ↑ "3033 Press announcement". IBM Archives. IBM. 23 January 2003.
  57. ↑ "3033 Multiprocessor - Press announcement". IBM Archives. IBM. 23 January 2003.
  58. ↑ "IBM's 3033 "The Big One": IBM's 3033". IBM Archives. IBM. 23 January 2003. THINK magazine later simply dubbed it – "The Big One."
  59. ↑ "3032 Processor Complex". IBM Archives. IBM. 23 January 2003.
  60. ↑ "3081 Processor Complex". IBM Archives. IBM. 23 January 2003.
  61. 1 2 "3083 Processor Complex". IBM Archives. IBM. 23 January 2003.
  62. 1 2 "3084 Processor Complex". IBM Archives. IBM. 23 January 2003.
  63. 1 2 S370-XA-1st.
  64. ↑ "TSO Extensions (TSO/E), which enhances and extends the capability of TSO, is announced", Announcement Letters, IBM, November 2, 1981, ZP81-0796
  65. ↑ MVS/Extended Architecture Data Facility Product: General Information (PDF) (Third ed.). IBM. January 1984.
  66. ↑ "3090 Processor Complex". IBM Archives. IBM. 23 January 2003.
  67. ↑ "IBM 3090 PROCESSOR UNIT MODEL 120E, IBM 3092 PROCESSOR CONTROLLER MODEL 3". IBM. May 19, 1987.
  68. ↑ S370-ESA.
  69. 1 2 5685-001 MVS/System Product-JES2 Version 3 Release 1.0. IBM. 8 August 2001. {{cite book}}: |work= ignored (help)
  70. ↑ MVS/Extended Architecture Data Facility Product: General Information (PDF) (Third ed.). IBM. January 1984.
  71. ↑ the hyperlink on the words "Vector processing" point to an article that has only 2 mentions of IBM, one of which begins "In 2000, IBM, Toshiba and Sony collaborated."
  72. ↑ The "first to market" advantage can be summarized as "In 1972, computer designer Seymour Cray left CDC and formed a new company" as noted in Getting Up to Speed: The Future of Supercomputing, 2005, ISBN 0309165512, by National Research Council, Division on Engineering and Physical Sciences, Computer Science and Telecommunications Board
  73. ↑ "4331 Processor". IBM Archives. IBM. 23 January 2003.
  74. ↑ "4341 Processor". IBM Archives. IBM. 23 January 2003.
  75. ↑ "IBM Archives: DPD chronology - page 5". IBM. 23 January 2003.
  76. 1 2 "4361 Processor". IBM Archives. IBM. 23 January 2003.
  77. 1 2 "4381 Processor". IBM Archives. IBM. 23 January 2003.
  78. ↑ "IBM 9370 INFORMATION SYSTEM OVERVIEW". IBM. October 7, 1986.
  79. ↑ "Report Of The SSC Computer Planning Committee" (PDF). January 1990. chapter 5.4, "SUMMARY OF RELATIVE STRENGTH OF DEC/VMS AND IBM/VM".
  80. ↑ David E. Sanger (January 3, 1988). "The Moment of Truth for Big Blue". The New York Times. appears to be slaying precious few Vaxes
  81. ↑ David S. Bennahum (November 1997). "Heart of Darkness". Wired. from 1967 to 1972, it put in place a massive industrial complex to reverse-engineer, copy, and produce IBM mainframes and DEC minicomputers... Once a computer was reduced to its constituent bits on both a software and hardware level, industrial management designed a manufacturing process to replicate the machine... a clone of the IBM 360/40 in 1970, a Cold War coup. Later, he worked on duplicating the IBM 370
  82. ↑ Re the 370 (followup to 360/40 clone): Michael Weisskopf (September 24, 1985). "Soviet Radar Allegedly Stolen From U.S." The Washington Post.
  83. ↑ David E. Sanger (February 5, 1984). "Bailing Out Of The Mainframe Industry". The New York Times. an acronym for Burroughs, ... and Honeywell
  84. ↑ Michalopoulos, D. A. (June 1978). "Microprocessor-based minicomputer runs IBM 370 software". Computer. IEEE. 11 (6): 87–90. doi:10.1109/C-M.1978.218231. Retrieved July 1, 2021. The plug-compatible CPU is the conception of Dr. Jared A. Anderson and his associates at Two Pi Corp., ..
  85. ↑ S370, pp. 4-10–4-11, Assignment of Control-Register Fields.
  86. ↑ S370, pp. 4-8 –&#32, 4–9, Program-Status Word Format in BC Mode.
  87. ↑ S370, pp. 6-3 –&#32, 6–5, Interruption Action.
  88. ↑ S370, pp. 6-7 –&#32, 6–9, Instruction-Length Code.
  89. ↑ S370, pp. 4-6 –&#32, 4–7, Program-Status Word Format in EC Mode.
  90. ↑ S370-XA, p. 4-5, Program-Status-Word Format.
  91. ↑ S370-ESA, p. 4-5, Program-Status-Word Format.
  92. ↑ S390-ESA, p. 4-5, Program-Status-Word Format.
  93. ↑ S370.
  94. ↑ S370, pp. 1-1 –&#32, 1–4, Chapter 1 Introduction.
  95. ↑ IBM System/370 Extended Facility and ECPS:MVS (Second ed.). IBM. November 1980. GA22-7072-1.
  96. ↑ Virtual-Machine Assist and Shadow-Table-Bypass Assist (PDF) (First ed.). IBM. May 1980. GA22-7074-0.
  97. ↑ IBM 4300 Processors Principles of Operation for ECPS:VSE Mode (PDF) (Second ed.). IBM. September 1980. GA22-7070-1.
  98. ↑ S390-ESA, pp. 1-13 –&#32, 1–14, Section 1.3.2.2 Problem-State Compatibility.
  99. ↑ "Removed architectures and systems removed from GCC 3.4".
  100. ↑ "GCCMVS (GCC 3.2.3 for S/370)".
  101. ↑ S370, p. 13-5, Programming Note.

Further reading

  • Prasad, N.S. (1989). IBM Mainframes. McGraw-Hill. ISBN 0070506868. — Chapter 4 (pp. 111–166) describes the System/370 architecture; Chapter 5 (pp. 167–206) describes the System/370 Extended Architecture.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.