Rajeev Alur

Rajeev Alur is an American professor of computer science at the University of Pennsylvania who has made contributions to formal methods, programming languages, and automata theory, including notably the introduction of timed automata (Alur and Dill, 1994) and nested words (Alur and Madhusudan, 2004).

Prof. Alur was born in Pune. He obtained his bachelor's degree in computer science from the Indian Institute of Technology Kanpur in 1987, and his Ph.D. in computer science from Stanford University in 1991. Before joining the University of Pennsylvania in 1997, he was with the Computing Science Research Center at Bell Laboratories. His research has included formal modeling and analysis of reactive systems, hybrid systems, model checking, software verification, design automation for embedded software, and program synthesis. He is a Fellow of the ACM,[1] a Fellow of the IEEE, and has served as the chair of ACM SIGBED (Special Interest Group on Embedded Systems). He holds the title of Zisman Family Professor at UPenn since 2003.[2]

Awards and honors

  • A CAREER award from the US National Science Foundation.[3]
  • The 2008 Computer Aided Verification Award for fundamental contributions to the theory of real-time systems verification (with David Dill).[4]
  • The 2010 LICS (IEEE Symposium on Logic in Computer Science) Test-of-Time award for the 1990 paper "Model-checking for real-time systems" (with David Dill and Costas Courcoubetis).[5]
  • The 2016 Alonzo Church Award with David Dill "for their invention of timed automata, a decidable model of real-time systems, which combines a novel, elegant, deep theory with widespread practical impact."[6]

References

  1. ↑ "Rajeev Alur". ACM Fellows. ACM. 2007. Retrieved 23 January 2010. For contributions to the specification and verification of reactive and hybrid systems.
  2. ↑ "Zisman Family Professor of CIS: Rajeev Alur". University of Pennsylvania Almanac. Almanac, Vol. 50, No. 12, November 11, 2003. Retrieved 16 October 2021.
  3. ↑ "CAREER: Computer-Aided Verification of Reactive Systems". NSF Award Search, Award #9734115. National Science Foundation. Retrieved 16 October 2021.
  4. ↑ "The 2008 CAV Award". CAV 2008: 20th International Conference on Computer Aided Verification. Princeton University. Retrieved 16 October 2021.
  5. ↑ "LICS Test-of-Time award". For the pioneer work in the model checking of real-time systems.
  6. ↑ "The 2016 Alonzo Church Award for Outstanding Contributions to Logic and Computation". SIGLOG. ACM Special Interest Group on Logic and Computation. Retrieved 16 October 2021.
Wikimedia Commons has media related to Rajeev Alur.


This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.